mhrd logo inflibnet logo ugc logo

Module Details

Course : P-02.computer Architecture

Subject : Computer Science

No. of Modules : 40

Level : PG

Source : E-PG Pathshala

Back

Sr. No. Title E-Text Video URL Metadata
1 M-08. execution of complete instruction: datapath implementation - Click Here
2 M-09. execution of complete instruction: control flow - Click Here
3 M-06. fixed point arithmetic-unit ii - Click Here
4 M-05. fixed point arithmetic-unit i - Click Here
5 M-07. floating point arithmetic-unit - Click Here
6 M-04. summarizing performance, amdhals law and benchmarks - Click Here
7 M-02. instruction set architecture - Click Here
8 M-10. pipelining: mips implementation - Click Here
9 M-03.performance metrics - Click Here
10 M-24. thread level parallelism smt and cmp - Click Here
11 M-21. exploiting ilp with software approaches ii - Click Here
12 M-25.memory hierarchy design - basics - Click Here
13 M-23. multiple issue processors ii - Click Here
14 M-22. multiple issue processors i - Click Here
15 M-28.cache optimizations ii - Click Here
16 M-26.basics of cache memory - Click Here
17 M-27.cache optimizations i - - Click Here
18 M-20.exploiting ilp with software approaches i - Click Here
19 M-38. case studies of multicore architectures ii - Click Here
20 M-40. summary and concluding remarks - Click Here
21 M-39. warehouse-scale computers - Click Here
22 M-01.computer architecture: introduction - Click Here
23 M-15. exception handling and floating point pipelines - Click Here
24 M-16. advanced concepts of ilp - dynamic scheduling - Click Here
25 M-14. dynamic branch prediction - Click Here
26 M-13. handling control hazards - Click Here
27 M-12. handling data hazards - Click Here
28 M-11. pipeline hazards - Click Here
29 M-18.dynamic scheduling -loop based example - Click Here
30 M-19.dyanamic scheduling with speculation - Click Here
31 M-17.dynamic scheduling example - Click Here
32 M-37. case studies of multicore architectures i - Click Here
33 M-35.other issues with parallel processors - Click Here
34 M-36.exploiting data level parallelism - Click Here
35 M-32.introduction to multiprocessors - Click Here
36 M-29.cache optimizations iii - Click Here
37 M-31.virtual memory ii - Click Here
38 M-34.cache coherence ii - Click Here
39 M-30.virtual memory i - Click Here
40 M-33.cache coherence i - Click Here